
2007 Microchip Technology Inc.
Preliminary
DS70165E-page 221
dsPIC33F
REGISTER 18-3:
I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER
U-0
R/W-0
—
AMSK9
AMSK8
bit 15
bit 8
R/W-0
AMSK7
AMSK6
AMSK5
AMSK4
AMSK3
AMSK2
AMSK1
AMSK0
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 15-10
Unimplemented: Read as ‘0’
bit 9-0
AMSKx: Mask for Address bit x Select bit
1
= Enable masking for bit x of incoming message address; bit match not required in this position
0
= Disable masking for bit x; bit match required in this position